

OPEN ACCESS INTERNATIONAL JOURNAL OF SCIENCE & ENGINEERING

DESIGN & COMPARISON OF NOVEL LOW POWER, SUB THRESHOLD SCHMITT TRIGGER BASED SRAM & SOURCE COUPLED LOGIC FOR COGNITIVE APPLICATIONS

T. Vasudeva Reddy¹, Dr B.K.Madhavi², K.Madhava Rao³

Research Scholar, Rayalaseema University,India¹ Professors, Dept. of ECE, Sridevi Women's Engg College, Hyderabad, Telangana,India² Asst Professors, Dept. of ECE, BVRIT, Narsapur, Telangana,India³ tatiparthivdr@gmail.com¹,bkmadhavi2009@gmail.com²,madhavarao.k@bvrit.ac.in³

Abstract: The wide utilization & acceptance of low power devices leads to drastic growth in the miniaturization of electronic. The performance of these low power devices on par with the efficiency, But the limitations of the devices are only power and delay, as the devices are operating under the sub threshold operations. SRAM is one of the major component in digital design, occupies 50% in area and consumes nearly 40% of power. In this paper a novel sub threshold SRAM designs have proposed to improve the stability in read & write operations along with power and delay. The main focus of this research work is to address the leakage power, when the circuits are operating under the sub threshold region. The critical limitation in this design is the leakage power as the technology is increasing. As the technology increasing at a rapid rate the leakage power is dominating the dynamic power. This amount of power need to be controlled at all the levels of abstractions in the entire design. Another issue is with the delay, where this leads to reduce the speed of operation. This research work describes the two novel proposed designs which may be helpful to implement SRAM, to satisfy the above requirement. i.e. Sub threshold Schmitt trigger based SRAM & source coupled logic based SRAM. The first part of the paper describes the design and implementation of sub threshold Schmitt trigger based SRAM and analyzing the performance by write & read operations, performance through power and delay. In the second part, analysis of source coupled logic functionally and performance is analyzed and estimated, finally made a comparison between these two novel designs in power and delay under sub threshold operation. Conclusion is made based on the experimental results obtained for high frequency, low power electronics.

Keywords: Schmitt triggered SRAM, Source coupled SRAM, Lekage power, Subthreshold operation, Designs, Bistable latch

I INTRODUCTION

1.1 Motivation of sub-threshold designs.

The key motivation of the sub threshold circuit design is to reduce the leakage power under sub threshold operation. As the technology evolving at a rapid rate, this power is dominating the dynamic power. Some of the other factors that are driving the sub threshold designs are power, delay, area, speed of operation portability, complexity. Lot of researchers has been focusing to reduce the leakage power under sub threshold operation as the technology is scaling down the line. [1, 2]

1.2. Objectives of the work

The main focus of this research paper is to offer novel low power sub threshold design techniques, that deals with sub threshold Schmitt triggered SRAM (stschSRAM), Source coupled logic based SRAM (stsclSRAM) and operating them under sub threshold region. Performance and functionality is estimated from read & write operations, and also analyzed static and dynamic power along with rise and fall time of the delay. To satisfy the above requirements & to achieve the best possible efficiency & performance by selecting the design most versatile component that consumes at least 40%-50% [3,4] of power during the operation in the overall circuit design.ie SRAM.

II RELATED WORK

2.1 Sub threshold Schmitt trigger based SRAM operation

From survey of sub threshold SRAM, it indicates that 8T SRAM is most suitable to design of SRAM. As the technology is increasing, the lambda based values are changing due to its length & width of the transistor. The design is operating under the sub threshold voltage. Whereas under the sub threshold region, the static or leakage power is dominating the dynamic power. Therefore the predominantly the leakage power is increasing when the technology is scaling down. Therefore finally the Vth of transistor need to scale down along with lambda based dimensions. Therefore the static noise margin is increased. In this section a novel approach of Schmitt triggers based SRAM. Schmitt trigger based SRAM can be implemented with dynamic threshold metal oxide CMOS (DTMOS) techniques[5], consisting of positive feedback loop is acts as a bistable latch A separate NMOS transistor is added-between the two CMOS inverter to separate read and write operations. [6,7]. So the circuit stability can be improved [5-9]. A High Vth & low Vth transistor [6-8] are used to reduce the leakage power and finally performance is estimated by static and dynamic power along with delay.

2.1.1 Design & Operation of Schmitt trigger based SRAM

A N-type transistor of N5 is added with the existing SRAM to improve read performance & to separate the bit lines from storage nodes. P3 (P-type transistor) is added with the two cross coupled inverters to break from feedback from the read operation. Therefore the read and write operations can be Separate by word lines. Therefore it leads to an asymmetric structure. [10,11,12].



Figure 2.1 Sub threshold DTMOS based SRAM design **2.1.2 Read & write operation:**

During Write operation, output carries '0' with a input of '1' at bit line. The word line has a 'high' & applied input across the BL is low. This makes the value to store in the bistable latch is '1'.



Figure 2.2 Read & write operation

Finally the bit line value bar produces the output '0'. This results in makingM3 & M4 on reading, WL is pre-charging to the bit line value to Vdd. This drives the access transistor M5 makes on & drive by Reading word line (RWL). The value stored at node Q is '0', then M7 will be on state & RBL is connected to ground, discharges through on transistors M5 & M7. Therefore the value stored at node Q is '0' & QB is 1.and vice versa as showed in fig 2.2

2.2 Power analysis

Power of analysis of the circuit is estimated by static or leakage. Where $P_{total}{=}P_{dynamic}{+}P_{static}{+}P_{short\text{-}circuit}$

Pactive= $\alpha C_L V dd^2 F_{clk}$

$$\label{eq:static} \begin{split} & Where \ Vdd^2 \ is \ the \ supply \ voltage, \alpha \ is \ an \ activity \ factor, \\ & F_{olk} \ clock \ frequency \ , \ C_L \ is \ the \ load \ capacitance. \ Static \ power \ is \\ & the \ product \ of \ leakage \ current \ with \ supply \ voltage. \\ & ieP_{static}{=}V_{dd}{}^*I_{leak}[11,12] \end{split}$$

2.2.1 Static Power & Dynamic Power Dissipation

Static, total power is analyzed based on the dc input signal, where the input voltage and supply voltages are 0.4v and a threshold voltage of 0.49v. Static Power & dynamic power is as showed from the following figure 2.3 & figure 2.4.

tiher Analyses	Plot Assist	Calculator	Mostaret	s Assist					
🕷 Auto 🔿 Willi Data 🔿 Show All	Category -	:4/0>	1.000000000	RSANCK					
Analysia	Efter:								
- 40 - Op b vanutes	a2d abs acos apgc asin atan average But but but but but but but but but but b	cos costi cross cross das dBCP data db10 db20 dbm dcgain dcgain dcgains	deloyest derivative doty_vs_1 dotycycle erem entb exp entbata cyp_mask faltime falting faltest ftt	Fatten Flore fore fore fore fore gan_f gan_f gan_m ghtp gatch gatch gatch gatch gatch gatobalman globalman globalman	grinsig gp gp harmonik hotd_bimes hp i dt, mifysol mrag moise at	ipn join jost joeal jost joeal jost joeal jost joeal jost joeal kr k keg10 kdb kdb k k k	mothean motoddev mean measara, spertan measara, spertan median, val me noiset o onoise op	overshoot pareto_r pareto_r 2 pareto_s a peakzpieak phase_m phase_m phase_m phase_m phase_m phase_m pareto_s power pareto_s pareto_s pareto_s phase_m	nisev misv roun sam sam sam sam sign sign sign sign sign sign sign sign
Rot Options	complex consistion	delay	file	grossmin	integral	max	opt	risebig	sinde
Made: [replace 0]							1		
Graph: (finear 🔶)	avgdevisige	al) : Y-Value	Average D	winting					
Depression									
1/x abs sqrt x*2 exp of	20 mag y	NBX .					12	6 6 (Or)	10
avgder(v0ret0) *r(V2PU51)									100107
- 3. 1916.					Add Tru	Airton A	And To Clusters de l'An	elsen in Autor	-

Figure 2.3 Static Power 1.216uw

Iter Analyson	Het Assist	Calculator	Heatter	s Asses					
* Arto C With Data C thew At	Category -	alle-							
nalyora	fiker:								
44. Ap. Variables	s20 sbs scos edgc asin stan sverege eoglerig hi2 lise fise2alls c0p	cus costi creato_pyo creas creasings d2a d0CP data d0CP data d0CP data d0CP data d0CP data d0CP data d0CP data d0CP	delapset dertrative duty_ut_t duty_ut_t dutycycle elem entbala eys_maak failtene failtene failten failten failten failten failten	fates for func for for gani, f gani, f gani, f gan,	gmag gp gt gums haimsenit heldjumes fp i e meg anerod anero atorse at	ipn join jvist, freis jvist, ideal jvist, ideal jvist, joitaig af t in iog10 iog10 iog10 is	Inc.Hear mcSobdev mean measure_syste modan modan_val mn noiSec e e enonce ep	overshoot pareto_r pareto_r pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_s pareto_r pareto_s pa	may rours samp settle s
for Options	complex	detay.	file	grobaemin grobaemin	integral	mag	upgi upt	risetzig	where where
Model (replace 🔹 🛊)	14						//**		
Graph (finnar. d.)	avgelentinge	all) Y-salae	Avarage D	rviation					
aperwanism.									
1/x also sujt x+2 exp 1	tiza mag j	TTAK					5	A ris ar	6
angular(v(and)a) hi(v20tlat)r									10 17 18
- III 7 388.					Auto	Astory a	Id To Carlands	estado lo Cullin	64

Figure 2.4 Total Power 7.258uw

2.3 Delay Analysis

The delay analysis is estimated from the rise and fall time of the characteristics

2.3.1 Rise time (t_r) & Fall time(t_f)

The time taken to raise the output signal from 10% of the maximum voltage of 90% is treated as rising time and represented by $t_{r,and}$ vice versa is treated as fall time as represented by t_{f} . as showed from the following Figure 2.4 & Figure 2.5 And also the total time delay of the circuits is given by the 210ps.



Figure 2.4 Rise time is 112 ps



Figure 2.5 Fall time is 98ps III NOVEL DESIGN

3.1 Novel Design of Sub threshold Source-Coupled Logic based SRAM

The second Novel design is the sub threshold source coupled logic based SRAM (ST-ScI-SRAM). The swing voltage is crucial at higher frequencies. And it is effectively maintained in SCL. Such designs are used in mixed mode and sub threshold of operation. Where noise due to subthreshold is crucial[13]. The advantage of SCL has a tail biased currents, therefore due that, less in power consumption and maximum speed. Finally maximum output voltage swing is obtained by separating the power & delay operation. Where there is a good trade-off between power, delay, supply voltage and sub threshold voltage. Therefore Power delay product (PDP) is made as successful method of SCL. The speed is depending on leakage current and independent of the supply voltage. At low activity switching, It has improved drop in delay compared to CMOS designs The tail biased current, Iss provides an opportunity to reduce the power at low switching activity too. The advantages of SCL are that the gates operate with minimum and supply voltages with a small logic gate depth [14]. The Problem with SCL is that they suffer from high power dissipation [9-13,14]. Some of the applications of SCL is clock data recovery circuits.

3.2 Design & Operation

A source coupled logic(SCL) design is converted into CMOS SCL by PMOS & NMOS transistors are connected in differential mode of operation as showed in below figure 3.1





Considering the input signal A is supplied with '0'v and complement of A is treated with 0.4v is the logic 1. Pmos & Nmos Transistors are acting as differential pair and produces logical value 0v & 0.4v. The first & second CMOS structure is acting differential pair with logic value of 0.4 v & 0v,0V & 0.4VDuring read operation BL is treated as '0'v & complement of BL are treated as '0.4' v with a supply voltage of 0.4v. The second CMOS structure operates with the 0.4v&v. This leads to high current across the NMOS transistor by considering the select signals are 0 &1. Therefore SCL SRAM indicates the read & write operation with high & low values correspondingly.





3.2.1 Static & Total power Dissipation

The static power/leakage power across the design is estimated by applying a DC supply 0.4v& current across the design. The multiplication factor of supply voltage & current will gives static power. The static power of the source coupled logic is estimated from the following figure 3.3 & figure 3.4



Figure: 3.3 Static Power of SCL 13.55µw

The power analysis made with the voltage and current across the input & output path. The product of voltage and the current across the input is estimated, by applying a pulse with voltage values under the sub threshold operation. Therefore the dynamic power can be obtained from these inputs. The total power of the circuit is estimated by considering the static and dynamic modes of operation[15,16].Total power =T Static +T Dynamic power, Therefore Dynamic power = Total power – T Static power.



Figure 3.4 Total Power of SCL SRAM 2.16829nw

3.3 Delay Analysis

3.3.1 Rise time & fall time $(t_r \& t_f)$

Delay is major & important factor under sub threshold operations. Delay in digital circuits is estimated from rise & fall time of the response. This can be estimated by the characteristics read and write operations. The characteristic 10% to 90% of is the rise time and is represented by 223ps, and total delay is approximated as 0.243ns showed in figure 3.5 & figure 3.6



Figure: 3.5 Rise time Delay is 223 Ps



Figure: 3.6 Fall time Delay is 0.02ns

ISSN (Online) 2456-3293

IV RESULT ANALYSIS Comparison of power & delay *Table 1.1 Power Analysis*

Power analysis	Schmitt Trigger sub threshold SRAM	SCL based sub threshold SRAM
Static Power (nw)	1.2721	0.01355
Dynamic power (nw)	5.9972	2.16829
Total power (nw)	7.2583	2.545
8 6 4 2 0 Static Dyna Power in power nw nw	umic Total er in power in w nw	Schmitt Trigger subthreshold SRAM SCL based subthreshold SRAM

Comparison of delay & analysis

Table 1.2 Delay Analyses

Delay analysi	is	Schmitt Trigger sub threshold SRAM	SCL based sub threshold SRAM	
Rise Time in n	is	0.112	0.223	
Fall Time in ns		0.098	0.02	
Delay in ns		0.21	0.243	
0.25 0.2 0.15 0.1 0.05 0 Rise Time in ns	Fall Time in ns	Delay in ns	Schmitt Trigger subthreshold SRAM SCL based subthreshold SRAM	

Comparative analysis of power Delay product Table 1.3 Power Delay product Analyses

power delay product	Schmitt SRAM	SCL SRAM
Static Power(nW)	0.142	0.00302
Dynamic power(nW)	0.5877	0.0433
Total power(nW)	1.5242	0.6184

V CONCLUSION

From the above table 1.1,1.2& 1.3 ,The analysis of power, delay, power delay product is estimated. Performance is analyzed under sub threshold operation. The functionality & performance of Schmitt trigger based SRAM and SCL based SRAM is compared and the results showed as below. The power factor is reduced by 35% in overall power, and the delay is increased by 13%.Finally the power delay product reduced by a factor of 40.55%.

From the results it indicated that SCL based SRAM is better in power, where the delay is moderately increasing . But there is a drastic variation in PDP. Therefore SCL based SRAM designs are applicable for emerging technologies, where the Power is the primary issue and delay is the secondary constraint in the memory models.

REFERENCES

[1]. Digital Sub threshold Logic Design – Motivation And Challenges by Sagi Fisher, AdamTeman, Dmitry Vaysman, Alexander Gertsman, 1-4244-2482-5/082008 IEEE.

[2]. Device and Circuit Design Challenges in the Digital Sub threshold Region for Ultralow-Power Applications Ramesh Vaddi, Indian Institute of Technology (IIT), Hindawi Publishing Corporation VLSI Design Volume 2009, Article ID 283702, doi:10.1155/2009/283702

[3]. Delay Analysis of CMOS Schmitt Trigger Circuits A. Kirthanaa, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 5, Issue 11, November 2015 ISSN: 2277-128

[4]. Dual-threshold single-ended Schmitt-Trigger based SRAM cell, Divya Sreenivasan , Devika Purushothaman; Kirti S. Pande; N. S. Murty,2016 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC),Year: 2016,Pages: 1 -

4, DOI: 10.1109/ICCIC.2016.7919674

[5]. Single-ended Schmitt-trigger-based robust low-power SRAM cell by, Sayeed Ahmad, et al., Journal,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,Volume24,Issue 8,Pages 2634-2642,Publisher,IEEE

[6]. Recent Subthreshold Design Techniques by Mohsen Radfar, Mohsen et al., Centre for Technology Infusion, La Trobe University, Hindawi Publishing Corporation Active and Passive Electronic Components Volume 2012, Article ID 926753, 11 pages doi:10.1155/2012/92675

[7]. Design of CMOS Schmitt Trigger by Munish Kumar, International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 1, July 2012.

[8]. Delay Analysis of CMOS Schmitt Trigger Circuits A. Kirthanaa, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 5, Issue 11, November 2015 ISSN: 2277-128

[9]. Dual-threshold single-ended Schmitt-Trigger based SRAM cell, Divya Sreenivasan; Devika Purushothaman; Kirti S. Pande; N. S. Murty,2016 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC)Year2016,1-4 DOI: 10.1109/ICCIC.2016.7919674

[10]. Single-ended Schmitt-trigger-based robust low-power SRAM cell by, Sayeed Ahmad, et al., Journal,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,Volume24,Issue 8,Pages 2634-2642,Publisher,IEEE

[11]. Recent Sub threshold Design Techniques by Mohsen Radfar, Mohsen et al., Centre for Technology Infusion, La Trobe University, Hindawi Publishing Corporation Active and Passive Electronic Components Volume 2012, Article ID 926753, 11 pages doi:10.1155/2012/926753

[12]. Design of CMOS Schmitt Trigger by Munish Kumar, International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 1, July 2012.

[13]. Sub-threshold Design using SCL for Low Power Applications by

Rajiv Gopal, ISSN (Online): 2347 - 2812, Volume-2, Issue - 3, 2014

[14]. A sub threshold source coupled logic based design of low power cmos analog multiplexer by G.Deepika , International Journal of VLSI design & Communication Systems (VLSICS) Vol.5, No.5, October 2014

[15]. Leakage Reduction Using DTSCL and Current Mirror SCL Logic Structures for LP-LV Circuits by Sanjeev Rai, Circuits and Systems, 2013, 4, 20-28,

[16]. A Survey on Power-Delay Reduction Techniques for Ultra-Low-Power Subthreshold SCL Circuits by Sumit Vyas 978-1-4673-0455-9/12/\$31.00 ©2012 IEEE.

[17]. Robust Sub threshold Circuit Designing Using Subthreshold Source Coupled Logic (STSCL) by Ash tosh Nandi, international Journal of Electronics Engineering, 2(1), 2010, pp. 219-223.